搜索资源列表
11
- VHDL序列检测器，使用了EDA课程里面用到的状态机.-VHDL sequence detector, the use of EDA curriculum used inside the state machine.
SCHK
- ise13.2环境下VHDL编写的8位序列检测器+仿真波形-ise13.2 environment in VHDL 8 sequence detector+ simulation waveforms
seqdet_5
- 本程序是5位序列检测器的Verilog源代码,已经过上机运行检测。-This program is five sequence detector Verilog source code, has been detected on the machine running.
10010sequece-detector
- 序列发生器，Verilog HDL语言描述，包含文件说明和波形截图-Sequence generator, Verilog HDL language descr iption , contains the file descr iption and waveform capture
Seq_Det
- sequence detector in state machine
detseq
- verilog 序列检测器实例，检查输入数据中某一种序列是否出现-verilog sequence detector instance, check the input data, whether there is a particular sequence
Moore
- VerilogHDL语言实现的Moore 序列检测器-VerilogHDL language of Moore sequence detector
Mealy
- VerilogHDL语言实现的Mealy序列检测器-VerilogHDL language of Mealy sequence detector
verilog_prj_seq
- 序列检测器，检测序列“11010”，verilog HDL代码。-Sequence detector, detection sequence "11010", verilog HDL code.
exp4_fpga_
- finite state machine consist of sequence detector and traffice light controller and vending machine
alu_sequence_detector_1101
- It is verilog based implementation of ALU and sequence detector for detecting sequence 1101
fsm_seq0101
- verilog状态机实现的序列检测器，本人仿真通过，绝对可用，欢迎大家下载学习。-verilog state machine sequence detector simulation by himself, absolutely free, welcome to download the study.
SCHK
- 10位序列检测器，有序列产生，分频器，按键消抖，序列检测，数码管扫描等几个模块构成，设计天津工业大学课程设计-10 sequence detector with sequence generation, dividers, key debounce, sequence detection, digital scanning, and several other modules, curriculum design, Tianjin Polytechnic University
prog_seq_FIN
- Verilog Programmable Sequence Detector on Spartan3E
Fsm
- 基于verilog的FSM设计，设计“101001”的序列检测器；包括testbench文件-The FSM based verilog design, design " 101001" sequence detector including testbench files
basic_1
- vhdl 语言实现序列检测器 -vhdl language sequence detector vhdl language sequence detector
XU-LIE-JIAN-CE-QI
- 用状态机实现序列检测器的源代码，用maxplus软件运行，管脚已配置完成，芯片为EP1K30TC144-3-State of mind achieved with a sequence detector source code, run the software with maxplus Pin has been configured, the chip is EP1K30TC144-3
10010_xu_lie_jian_ce_qi
- 基于FPGA的序列检测器，能检测10010序列-FPGA-based sequence detector can detect a sequence 10010
bitdetect
- verilog代码编写110100序列的序列检测器，用状态机实现，包括仿真测试代码-verilog coding sequence detector 110100 sequence state machine implementation, including simulation test code
renmin331
- FPJA Verilog序列检测器1001 -1001 Sequence Detector